

POWER ELECTRONICS AND PLC

(TH5)

5TH SEM ELECTRICAL ENGG.

PREPARED BY:-

Er. KONARK PATRA

**[Lecturer Dept. of EE, KALINGA NAGAR POLYTECHNIC ,TARAPUR,
JAJPUR ROAD]**

MODULE-1


1. UNDERSTAND THE CONSTRUCTION AND WORKING OF POWER ELECTRONIC DEVICES

1.1 CONSTRUCTION, OPERATION, V-I CHARACTERISTICS & APPLICATION OF POWER DIODE, SCR, DIAC, TRIAC, POWER MOSFET, GTO & IGBT

POWER DIODE

Basic structure:

Power diode consists of three layers. Top layer is a heavily doped P+ layer. Middle layer is lightly doped n- layer and the last layer is a heavily doped n+ layer. The heavily doped p+ layer act as an anode. The thickness of this layer is around 10 μm and doping level is 10^{19} cm^{-3} . Last layer of the heavily doped n+ act as a cathode. The thickness of this layer is around 250 to 300 μm and doping level is 10^{19} cm^{-3} . Middle layer of lightly doped n- is known as a drift layer. The thickness of the drift layer depends on the required breakdown voltage. The breakdown voltage increases with an increase in the width of the drift layer. Resistivity of this layer is high because of the low level of doping. If the width of the drift layer increased, then the on-state voltage drop increase therefore power loss is more. The doping level of the drift layer is 10^{14} cm^{-3} . The junction is form between the anode layer (p+) and drift layer (n-). The cross-section area of the diode depends on the magnitude of current to be handled. Higher the current to handle, more the area required.



Operating Principle of Power diode:

The operating principle of power diode is same as the conventional PN junction diode. A diode conducts when the anode voltage is higher than the cathode voltage. The forward voltage drop across the diode is very low around 0.5V to 1.2V. In this region, the diode works as a forward characteristic.

If the cathode voltage is higher than the anode voltage, then the diode works as blocking mode. In this mode, diode works according to the reverse characteristic.

V-I characteristic of Power Diode:

Power semiconductor diodes are similar to low-power $p-n$ junction diodes, called signal diodes. Similarly, power transistors are identical with npn or pnp signal transistors. As a matter of fact, power semiconductor devices are more complex in structure and in operation than their low-power counterparts. This complexity arises because low-power devices must be modified in order to make them suitable for high-power applications, for example, power diodes are constructed with n^- layer, called drift region, between p^+ layer (anode) and n^+ layer or substrate (cathode). This is done to support large blocking voltages. This n^- type layer is, however, not present in signal diodes.

The voltage, current and power ratings of power diodes and transistors are much higher than the corresponding ratings for signal devices. In addition, power devices operate at lower switching speeds whereas signal diodes and transistors operate at higher switching speeds.

Power semiconductor devices are used extensively in power-electronic circuits. Some applications of power diodes include their use as freewheeling diodes, for ac to dc conversion, for recovery of trapped energy etc. Power transistors, used as a switching device in power-electronic circuits, must operate in the saturation region in order that their on-state voltage drop is low. Their applications as switching elements include dc choppers and inverters.

The object of this chapter is to describe power diodes, power transistors and MOS-controlled thyristor (MCT). A thyristor is more important component of power semiconductor devices, it is, therefore, discussed in detail in Chapter 4.

2.1. CHARACTERISTICS OF POWER DIODES

Power diode is a two-layer, two-terminal, $p-n$ semiconductor device. It has one $p-n$ -junction formed by alloying, diffusing or epitaxial growth. The two terminals of diode are called anode and cathode, Fig. 2.1 (a). Two important characteristics of power diodes are now described.

2.1.1. Diode V-I Characteristics

When anode is positive with respect to cathode, diode is said to be *forward biased*. With increase of the source voltage V_s from zero value, initially diode current is zero. From $V_s = 0$ to cut-in voltage, the forward-diode current is very small. *Cut-in voltage* is also known as *threshold voltage* or *turn-on voltage*. Beyond cut-in voltage, the diode current rises rapidly and the diode is said to conduct. For silicon diode, the cut-in voltage is around 0.7 V. When diode conducts, there is a forward voltage drop of the order of 0.8 to 1 V.

When cathode is positive with respect to anode, the diode is said to be *reverse biased*. In the *reverse biased* condition of the diode, a small reverse current, called leakage current, of the order of microamperes or milliamperes (for large diodes) flows. The leakage current increases slowly with the reverse voltage until breakdown or avalanche voltage is reached. At this breakdown voltage, diode is turned on in the reversed direction. If current in the reversed direction is not limited by a series resistance, the current will become quite high to destroy the diode. The reverse avalanche breakdown of a diode is avoided by operating the diode below specified peak repetitive reverse voltage V_{RRM} . Fig. 2.1 (c) illustrates diode characteristics where V_{RRM} and cut-in voltage are shown.





Fig. 2.1. (a) p-n junction (b) diode symbol (c) V-I characteristics of diode.

Diode manufacturers also indicate the value of peak inverse voltage (PIV) of a diode. This is the largest reverse voltage to which a diode may be subjected during its working. PIV is the same as V_{RRM} .

The power diodes are now available with forward current ratings of 1 A to several thousand amperes and with reverse voltage ratings of 50 V to 3000 V or more.



Application of Power Diode in Power Electronics:

1. High voltage rectifier
2. As freewheeling diode
3. As feedback diode

POWER BJT

Construction of Power BJT:

The power BJT has three terminals **Collector (C)**, **Emitter (E)** and **Base (B)**. It has a vertically oriented four-layers structure. The vertical structure uses to increase the cross-sectional area. There are two types of BJT; **n-p-n transistor** and **p-n-p transistor**. Out of these two types, the n-p-n transistors widely use compare to the p-n-p transistor. It has four layers. The first layer is a heavily doped **emitter layer (n+)**. The second layer is moderately doped the **base layer (p)**. The third region is lightly doped **collector drift region (n-)**. The last layer is a highly doped **collector region (n+)**. The drift layer (n-) increase the voltage blocking capacity of the transistor due to the low doping level. The width of this layer decides the breakdown voltage. The disadvantage of this layer is that the increase on state voltage drops and increase on state device resistance, which increases power loss. The power handling capacity of the power transistor is very large. So, they have to dissipate power in the form of heat. Sometimes, heatsink uses to increase effective area and therefore increase power dissipation capacity. the heatsink made from metal.

2.3.1. Bipolar Junction Transistors

A bipolar transistor is a three-layer, two junction *npn* or *pnp* semiconductor device. With one *p*-region sandwiched by two *n*-regions, Fig. 2.3 (a), *npn* transistor is obtained. With two *p*-regions sandwiching one *n*-region, Fig. 2.3 (b), *pnp* transistor is obtained. The term 'bipolar' denotes that the current flow in the device is due to the movement of both holes and electrons. A BJT has three terminals named collector, emitter and base. An emitter is indicated by an arrowhead indicating the direction of emitter current. No arrow is associated with base or collector.




Fig. 2.3. Bipolar junction transistors (a) *npn* type and (b) *pnp* type.

2.3.1.1. Steady-state Characteristics. Out of the three possible circuit configurations for a transistor, common-emitter arrangement is more common in switching applications. So, henceforth, *npn* transistors will only be considered.

Input characteristics. A graph between base current I_B and base-emitter voltage V_{BE} gives input characteristics. As the base-emitter junction of a transistor is like a diode, I_B versus V_{BE} graph resembles a diode curve. When collector-emitter voltage V_{CE2} is more than V_{CE1} , base current decreases as shown in Fig. 2.4 (b).




Fig. 2.4. (a) *npn* transistor circuit characteristics, (b) input characteristics and (c) output characteristics.

Output characteristics. A graph between collector current I_C and collector-emitter voltage V_{CE} gives output characteristics of a transistor. For zero base current, i.e. for $I_B = 0$, as V_{CE} is increased, a small leakage (collector) current exists as shown in Fig. 2.4 (c). As the base current is increased from $I_B = 0$ to I_{B1}, I_{B2} etc, collector current also rises as shown in Fig. 2.4 (c).

Fig. 2.5 (a) shows two of the output characteristic curves, 1 for $I_B = 0$ and 2 for $I_B \neq 0$. The initial part of curve 2, characterised by low V_{CE} , is called the saturation region. In this region, the transistor acts like a switch. The flat part of curve 2, indicated by increasing V_{CE} and almost constant I_C , is the active region. In this region, transistor acts like an amplifier. Almost vertically rising curve is the breakdown region which must be avoided at all costs.




Fig. 2.5. (a) Output characteristics and load line for $n-p-n$ transistor and (b) electron flow in an $n-p-n$ transistor.

For load resistor R_C , Fig. 2.4 (a), the collector current I_C is given by

$$I_C = \frac{V_{CC} - V_{CE}}{R_C} \quad \dots(2.6)$$

This is the equation of load line. It is shown as line AB in Fig. 2.5 (a). A load line is the locus of all possible operating points. Ideally, when transistor is on, V_{CE} is zero and $I_C = V_{CC}/R_C$. This collector current is shown by point A on the vertical axis. When the transistor is off, or in the cut-off region, V_{CC} appears across collector-emitter terminals and there is no collector current. This value is indicated by point B on the horizontal axis. For the resistive load, the line joining points A and B is the load line.

Relation between α and β . Most of the electrons, proportional to I_E , given out by emitter, reach the collector as shown in Fig. 2.5 (b). In other words, collector current I_C , though less than emitter current I_E , is almost equal to I_E . A symbol α is used to indicate how close in value these two currents are. Here α , called *forward current gain*, is defined as

$$\alpha = \frac{I_C}{I_E}$$

As $I_C < I_E$, value of α varies from 0.95 to 0.99.

In a transistor, base current is effectively the input current and collector current is the output current. The ratio of collector (output) current I_C to base (input) current I_B is known as the *current gain* β .

$$\therefore \beta = \frac{I_C}{I_B} \quad \dots(2.7)$$

As I_B is much smaller, β is much more than unity ; its value varies from 50 to 300. In another system of analysis, called h parameters, h_{FE} is used in place of β .

$$\therefore \beta = h_{FE} = \frac{I_C}{I_B}$$

Use of KCL in Fig. 2.4 (a) gives

$$I_E = I_C + I_B \quad \dots(2.8)$$

Remember that emitter current is the largest of the three currents, collector current is almost equal to, but less than, emitter current. Base current has the least value. Dividing both sides of Eq. (2.8) by I_C , we get

$$\frac{I_E}{I_C} = 1 + \frac{I_B}{I_C}$$

$$\frac{1}{\alpha} = 1 + \frac{1}{\beta}$$

or


$$\beta = \frac{\alpha}{1 - \alpha} \quad \dots(2.9)$$

and

$$\alpha = \frac{\beta}{\beta + 1} \quad \dots(2.10)$$


POWER MOSFET

A power MOSFET has three terminal devices. Arrow indicates the direction of current flow. MOSFET is a voltage controlled device. The operation of MOSFET depends on flow of majority carriers only.



The Power MOSFET is a type of MOSFET. The operating principle of power MOSFET is similar to the general MOSFET. The power MOSFETS are very special to handle the high level of powers. It shows the high switching speed and by comparing with the normal MOSFET, the power MOSFET will work better. The power MOSFETs is widely used in the n-channel enhancement mode, p-channel enhancement mode, and in the nature of n-channel depletion mode. Here we have explained about the N-channel power MOSFET. The design of power MOSFET was made by using the CMOS technology and also used for development of manufacturing the integrated circuits in the 1970s. A power MOSFET is a special type of metal oxide semiconductor field effect transistor. It is specially designed to handle high-level powers.

Working of Power MOSFET and Characteristics:
The construction of the power MOSFET is in V-configurations, as we can see in the following figure. Thus, the device is also called as the V-MOSFET or V-FET. The V-shape of power MOSFET is cut to penetrate from the device surface is almost to the N+ substrate to the N+, P, and N – layers. The N+ layer is the heavily doped layer with a low resistive material and the N- layer is a lightly doped layer with the high resistance region.



(N – Channel Power MOSFET)

Both the horizontal and the V cut surface are covered by the silicon dioxide dielectric layer and the insulated gate metal film is deposited on the SiO₂ in the V-shape. The source terminal contacts with the both N⁺ and P- layers through the SiO₂ layer. The drain terminal of this device is N⁺. The V-MOSFET is an E-mode FET and there is no channel in between the drain & source till the gate is positive with respect to the source. If we consider the gate is positive with respect to the source, then there is a formation of the N-type channel which is close to the gate and it is in the case of the E-MOSFET. In the case of E-MOSFET, the N-type channel provides the vertical path for the charge carriers to flow between the drain and source terminals. If the V_{GS} is zero or negative, then there is no channel of presence and the drain current is zero. The following figures show the drain & transfer characteristics for the enhancement mode of N-channel power MOSFET is similar to the E-MOSFET. If there is an increase in the gate voltage then the channel resistance is reduced, therefore the drain current I_D is increased. Hence the drain current I_D is controlled by the gate voltage control. So that for a given level of V_{GS}, I_D is remaining constant through a wide range of V_{DS} levels.

A metal-oxide-semiconductor field-effect transistor (MOSFET) is a recent device developed by combining the areas of field-effect concept and MOS technology.

A power MOSFET has three terminals called drain, source and gate in place of the corresponding three terminals collector, emitter and base for BJT. The circuit symbol of power MOSFET is as shown in Fig. 2.11 (a). Here arrow indicates the direction of electron flow. A BJT is a current controlled device whereas a power MOSFET is a voltage-controlled device. As its operation depends upon the flow of majority carriers only, MOSFET is a unipolar device. The control signal, or base current in BJT is much larger than the control signal (or gate current) required in a MOSFET. This is because of the fact that gate circuit impedance in MOSFET is extremely high, of the order of 10^9 ohm. This large impedance permits the MOSFET gate to be driven directly from microelectronic circuits. BJT suffers from second breakdown voltage whereas MOSFET is free from this problem. Power MOSFETs are now finding increasing applications in low-power high frequency converters.




Fig. 2.11. *N*-channel enhancement power MOSFET
(a) circuit symbol and (b) its basic structure.

Power MOSFETs are of two types ; *n*-channel enhancement MOSFET and *p*-channel enhancement MOSFET. Out of these two types, *n*-channel enhancement MOSFET is more common because of higher mobility of electrons. As such, only this type of MOSFET is studied in what follows.

A simplified structure of n -channel planar MOSFET of low power rating is shown in Fig. 2.11 (b). On p -substrate (or body), two heavily doped n^+ regions are diffused as shown. An insulating layer of silicon dioxide (SiO_2) is grown on the surface. Now this insulating layer is etched in order to embed metallic source and drain terminals. Note that n^+ regions make contact with source and drain terminals as shown. A layer of metal is also deposited on SiO_2 layer so as to form the gate of MOSFET.

When gate circuit is open, no current flows from drain to source and load because of one reverse-biased $n^+ - p$ junction. When gate is made positive with respect to source, an electric field is established as shown in Fig. 2.11 (b). Eventually, induced negative charges in the p -substrate below SiO_2 layer are formed. These negative charges, called electrons, form n -channel and current can flow from drain to source as shown by the arrow. If V_{GS} is made more positive, n -channel becomes more deep and therefore more current flows from D to S . This shows that drain current I_D is enhanced by the gradual increase of gate voltage, hence the name enhancement MOSFET.

The main disadvantage of n -channel planar MOSFET of Fig. 2.11 (b) is that conducting n -channel in between drain and source gives large on-state resistance. This leads to high power dissipation in n -channel. This shows that planar MOSFET construction of Fig. 2.11 (b) is feasible only for low-power MOSFETs.

The constructional details of high power MOSFET are illustrated in Fig. 2.12. In this figure is shown a planar diffused metal-oxide-semiconductor (DMOS) structure for n -channel




Fig. 2.12. Basic structure of a n -channel DMOS power MOSFET.

which is quite common for power MOSFETs. On n^+ substrate, high resistivity n^- layer is epitaxially grown. The thickness of n^- layer determines the voltage blocking capability of the device. On the other side of n^+ substrate, a metal layer is deposited to form the drain terminal. Now p^- regions are diffused in the epitaxially grown n^- layer. Further, n^+ regions are diffused in p^- regions as shown. As before, SiO_2 layer is added, which is then etched so as

to fit metallic source and gate terminals. A power MOSFET actually consists of a parallel connection of thousands of basic MOSFET cells on the same single chip of silicon.

When gate circuit voltage is zero, and V_{DD} is present, $n^- - p^-$ junctions are reverse biased and no current flows from drain to source. When gate terminal is made positive with respect to source, an electric field is established and electrons form n -channel in the p^- regions as shown. So a current from drain to source is established as indicated by arrows. With gate voltage increased current I_D also increases as expected. Length of n -channel can be controlled and therefore on-resistance can be made low if short length is used for the channel.

Power MOSFET conduction is due to majority carriers, therefore, time delays caused by removal or recombination of minority carriers are eliminated. Thus, power MOSFET can work at switching frequencies in the megahertz range.

2.4.1. MOSFET Characteristics

The static characteristics of power MOSFET are now described briefly. The basic circuit diagram for n -channel power MOSFET is shown in Fig. 2.13 (a) where voltages and currents are as indicated.

(a) **Transfer characteristics.** This characteristic shows the variation of drain current I_D as a function of gate-source voltage V_{GS} . Fig. 2.13 (b) shows typical transfer characteristic for n -channel power MOSFET. It is seen that there is threshold voltage $V_{GS(T)}$ below which the device is off. The magnitude of $V_{GS(T)}$ is of the order of 2 to 3 V.




Fig. 2.13. (a) N -channel power MOSFET circuit diagram and (b) its typical transfer characteristic.

(b) **Output characteristics.** Power MOSFET output characteristics shown in Fig. 2.14 indicate the variation of drain current I_D as a function of drain-source voltage V_{DS} as a parameter. For low values of V_{DS} , the graph between $I_D - V_{DS}$ is almost linear; this indicates a constant value of on-resistance $R_{DS} = V_{DS}/I_D$. For given V_{GS} , if V_{DS} is increased, output characteristic is relatively flat indicating that drain current is nearly constant. A load line intersects the output characteristics at A and B. Here A indicates fully-on condition and B fully-off state. Power MOSFET operates as a switch either at A or at B just like a BJT.




Fig. 2.14. Output characteristics of a power MOSFET.




Fig. 2.15. Switching waveforms for power MOSFET.

(c) **Switching characteristics.** The switching characteristics of a power MOSFET are influenced to a large extent by the internal capacitance of the device and the internal impedance of the gate drive circuit. At turn-on, there is an initial delay t_{dn} during which input capacitance charges to gate threshold voltage V_{GS7} . Here t_{dn} is called *turn-on delay time*.

There is further delay t_r , called *rise time*, during which gate voltage rises to V_{GSP} , a voltage sufficient to drive the MOSFET into on state. During t_r , drain current rises from zero to full on current I_D . Thus, the total turn-on time is $t_{on} = t_{dn} + t_r$. The turn-on time can be reduced by using low-impedance gate drive source.

As MOSFET is a majority carrier device, turn-off process is initiated soon after removal of gate voltage at time t_1 . The turn-off delay time, t_{df} , is the time during which input capacitance discharges from overdrive gate voltage V_1 to V_{GSP} . The *fall time*, t_f is the time during which input capacitance discharges from V_{GSP} to threshold voltage. During t_f , drain current falls from I_D to zero. So when $V_{GS} \leq V_{GS7}$, MOSFET turn-off is complete. Switching waveforms for a power MOSFET are shown in Fig. 2.15.

Power MOSFETs are very popular in switched mode power supplies. They are, at present, available with 500 V, 140 A ratings.

2.4.2. Comparison of MOSFET with BJT

Power MOSFET has several features different from those of BJT. These are outlined as under :

(i) Power MOSFET has lower switching losses but its on-resistance and conduction losses are more. A BJT has higher switching losses but lower conduction loss. So at high frequency applications, power MOSFET is the obvious choice. But at lower operating frequencies (less than about 10 to 30 kHz), BJT is superior.

(ii) MOSFET is voltage controlled device whereas BJT is current controlled device.

(iii) MOSFET has positive temperature coefficient for resistance. This makes parallel operation of MOSFETs easy. If a MOSFET shares increased current initially, it heats up

faster, its resistance rises and this increased resistance causes this current to shift to other devices in parallel. A BJT has negative temperature coefficient, so current-sharing resistors are necessary during parallel operation of BJTs.

(iv) In MOSFET, secondary breakdown does not occur, because it has positive temperature coefficient. As BJT has negative temperature coefficient, secondary breakdown occurs. In BJT, with decrease in resistance, the current increases. This increased current over the same area results in hot spots and breakdown of the BJT.

(v) Power MOSFETs in higher voltage ratings have more conduction loss.

(vi) The state of the art MOSFETs are available with ratings upto 500 V, 140 A whereas BJTs are available with ratings up to 1200 V, 800 A.

Applications of Power MOSFET


The power MOSFET's are used in the power supplies

- DC to DC converters
- Low voltage motor controllers
- These are widely used in the low voltage switches which are less than the 200V

INSULATED GATE BIPOLAR TRANSISTOR(IGBT)

BASIC CONSTRUCTION

The n+ layer substrate at the drain in the power MOSFET is substituted by p+ layer substrate and called as collector. When gate to emitter voltage is positive, n- channel is formed in the p region. This n- channel short circuit the n- and n+ layer and an electron movement in n channel cause hole injection from p+ substrate layer to n- layer.



2.5. INSULATED GATE BIPOLAR TRANSISTOR (IGBT)

IGBT is a new development in the area of power MOSFET technology. This device combines into it the advantages of both MOSFET and BJT. So an IGBT has high input impedance like a MOSFET and low-on-state power loss as in a BJT. Further, IGBT is free from second breakdown problem present in BJT. IGBT is also known as metal-oxide insulated gate transistor (MOSIGT), conductively-modulated field effect transistor (COMFET) or gain-modulated FET (GEMFET). It was also initially called insulated gate transistor (IGT).

2.5.1. Basic Structure and Working

Fig. 2.16 illustrates the basic structure of an IGBT. It is constructed virtually in the same manner as a power MOSFET. There is, however ; a major difference in the substrate. The n^+ layer substrate at the drain in a power MOSFET is now substituted in the IGBT by a p^+ layer substrate called collector. Like a power MOSFET, an IGBT has also thousands of basic structure cells connected appropriately on a single chip of silicon.




Fig. 2.16. Basic structure of an insulated gate bipolar transistor (IGBT).

When gate is positive with respect to emitter and with gate-emitter voltage more than the threshold voltage of IGBT, an n -channel is formed in the p -regions as in a power MOSFET, Fig. 2.16. This n -channel short circuits the n^- region with n^+ emitter regions. An electron

movement in the n -channel, in turn, causes substantial hole injection from p^+ substrate layer into the epitaxial n^- layer. Eventually, a forward current is established as shown in Fig. 2.16.

The three layers p^+ , n^- and p constitute a pnp transistor with p^+ as emitter, n^- as base and p as collector. Also n^- , p and n^+ layers constitute nnp transistor as shown in Fig. 2.17 (a). Here n^- serves as base for pnp transistor and also as collector for nnp transistor. Further,




Fig. 2.17. IGBT (a) Basic structure, (b) its equivalent circuit and (c) its circuit symbol.


p serves as collector for pnp device and also as base for nnp transistor. The two pnp and nnp transistors can, therefore, be connected as shown in Fig. 2.17 (b) to give the equivalent circuit of an IGBT. Fig. 2.17 (c) is the circuit symbol for IGBT with gate (G), emitter (E) and collector (C) as its three terminals.

IGBT has high input impedance like MOSFET and low on state power loss as in BJT.


IGBT Characteristics:

Here the controlling parameter is gate emitter voltage. As IGBT is a voltage controlled

device. When V_{GE} is less than that is gate emitter threshold voltage IGBT is in off state.



Switching characteristics:



Turn on time

Time between the instants forward blocking state to forward on -state.

Turn on time = Delay time + Rise time

Delay time = Time for collector emitter voltage fall from V_{ce} to $0.9 V_{ce}$

= collector current to rise from initial leakage current to $0.1 I_c$

I_c = Final value of collector current.

Rise time

Collector emitter voltage to fall from 0.9 to 0.1

I_c rises from $0.1 I_c$ to I_c .

After the device is on state the device carries a steady current of I_c and the collector emitter voltage falls to a small value called conduction drop .

Turn off time

1) Delay time

2) Initial fall time 1


3) Final fall time 2

Collector current falls from I_c to $0.9I_c$ at the end of the collector emitter voltage begins to rise.

Turn off time = Collector current falls from 90% to 20% of its initial value I_c OR
The time during which collector emitter voltage rise from to 0.1.

SCR (THYRISTOR)


Thyristor is a four layer three junction p-n-p-n semiconductor switching device. It has 3 terminals these are anode, cathode and gate. SCRs are solid state device, so they are compact, possess high reliability and have low loss.



SCR is made up of silicon, it acts as a rectifier; it has very low resistance in the forward direction and high resistance in the reverse direction. It is a unidirectional device.

Static V-I characteristics of a Thyristor:


The circuit diagram for obtaining static V-I characteristics is as shown



Anode and cathode are connected to main source voltage through the load.
The gate

and cathode are fed from source.

A typical SCR V-I characteristic is as shown below:



V_{BO} = Forward breakover voltage

V_{BR} = Reverse breakover voltage

I_g = Gate current

V_a = Anode voltage across the thyristor terminal A, K.

I_a = Anode current

A **thyristor** is normally four layer three-terminal device. Four layers are formed by alternating n-type semiconductor and p-type semiconductor materials. Consequently there are three pn junctions formed in the device. It is a bistable device. The three terminals of this device are called anode (A), cathode (K) and gate (G) respectively. The gate (G) terminal is control terminal of the device. That means, the current flowing through the device is controlled by electrical signal applied to the gate (G) terminal. The anode (A) and cathode (K) are the power terminals of the device handle the large applied voltage and conduct the major current through the thyristor. The main difference of thyristors with other digital and electronics switches is that, a thyristor can handle large current and can withstand large voltage, whereas other digital and electronic switches handle only tiny current and tiny voltage.

TYPES OF THYRISTORS

There are four major **types of thyristors**:

1. Silicon Controlled Rectifier (SCR)


2. Gate Turn-off Thyristor (GTO) and Integrated Gate Commutated Thyristor (IGCT)
3. MOS-Controlled Thyristor (MCT)
4. Static Induction Thyristor (SITh).

What is Thyristor or SCR?

It is a silicon based semiconductor device, which is used in electrical circuits for switching operation. **SCR**, whose full form is **silicon controlled rectifier**, is also a well known member of thyristor family. Although there are many different members available in thyristor family, but **silicon controlled rectifiers** are so widely used that as if thyristor and **SCR** become synonymous. The characteristic of thyristor consists of the characteristic of thyatron tube and characteristic of transistor. The name of thyristor consists of first four letters of thyatron tube and last five letters of transistor. [THYRIttron + transISTOR]. The device has ideal states, i.e. On and OFF. Generally an SCR consists of two PN junctions, but sometimes it may also consist of more than two PN junctions. It is a four layer (PNPN) three terminals (Anode, Cathode, Gate) semi controlled device. This device has two states i.e. on and OFF. We can turn it ON by sending a gate current signal between second P layer and cathode.

STRUCTURE:


Thyristor is a four layer, three-junction, p-n-p-n semiconductor switching device. It has three terminals; anode, cathode and gate. Fig. (a) gives constructional details of a typical thyristor. Basically, a thyristor consists of four layers of alternate p-type and n-type silicon semiconductors forming three junctions J1, J2 and J3 as shown in Fig. (a). The threaded portion is for the purpose of tightening the thyristor to the frame or heat sink with the help of a nut. Gate terminal is usually kept near the cathode terminal Fig.(a). Schematic diagram and circuit symbol for a thyristor are shown respectively in Figs. (b) and (c). The terminal connected to outer p region is called anode (A), the terminal connected to outer n region is called cathode and that connected to inner p region is called the gate (G). For large current applications, thyristors need better cooling ; this is achieved to a great extent by mounting them onto heat sinks.



An SCR is so called because silicon is used for its construction and its operation as a rectifier (very low resistance in the forward conduction and very high resistance in the reverse direction) can be controlled. Like the diode, an SCR is an unidirectional device that blocks the current flow from cathode to anode. Unlike the diode, a thyristor also blocks the current flow from anode to cathode until it is triggered into conduction by a proper gate signal between gate and cathode terminals.

STATIC V-I CHARACTERISTICS OF A THYRISTOR

The symbolic diagram and the basic circuit diagram for determining the characteristics of thyristor is shown in the figure below,




From the circuit diagram, the anode and cathode are connected to the supply voltage through the load. Another secondary supply E_s is applied

between the gate and the cathode terminal which supplies for the positive gate current when the switch S is closed. On giving the supply we get the required **V-I characteristics of a thyristor** show in the figure

Anode to cathode voltage V_a and anode current I_a . The thyristor has three basic modes of operation, namely the reverse blocking mode, forward blocking (off-state) mode and forward conduction (on-state) mode.

Reverse Blocking Mode of Thyristor

Initially for the **reverse blocking mode of the thyristor**, the cathode is made positive with respect to anode by supplying voltage E and the gate to cathode supply voltage E_s is detached initially by keeping switch S open.




Reverse Blocking Mode

Here Junctions J_1 and J_3 are reverse biased whereas the junction J_2 is forward biased. The behavior of the thyristor here is similar to that of two diodes are connected in series with reverse voltage applied across them. As a result only a small leakage current of the order of a few μ Amps flows.

This is the reverse blocking mode or the off-state, of the thyristor. If the reverse voltage is now increased, then at a particular voltage, known as the critical breakdown voltage V_{BR} , an avalanche occurs at J_1 and J_3 and the reverse current increases rapidly. A large current associated with V_{BR} gives rise to more losses in the SCR, which results in heating. This may lead to thyristor damage as the junction temperature may exceed its permissible temperature rise.


The maximum working reverse voltage across a thyristor does not exceed V_{BR} . When reverse voltage applied across a thyristor is less than V_{BR} , the device

offers very high impedance in the reverse direction. The SCR in the reverse blocking mode may therefore be treated as open circuit.



Forward Blocking Mode

When the anode is positive with respect to the cathode, with gate kept in open condition. The thyristor is said to be forward biased as shown the figure .



Junctions J_1 and J_3 are forward biased but junction J_2 goes into reverse biased condition. In this particular mode, a small current, called forward leakage current is allowed to flow initially as shown in the diagram for characteristics of thyristor. If we keep on increasing the forward biased anode to cathode voltage.

In this particular mode, the thyristor conducts currents from anode to cathode with a very small voltage drop across it. A thyristor is brought from forward blocking mode to forward conduction mode by turning it on by exceeding the forward break over voltage or by applying a gate pulse between gate and cathode. In this mode, thyristor is in on-state and behaves like a closed switch. Voltage drop across thyristor in the on state is of the order of 1 to 2 V depending beyond a certain point, then the reverse biased junction J_2 will have an avalanche breakdown at a voltage called forward break over voltage V_{BO} of the thyristor. But, if we keep the forward voltage less than V_{BO} , we can see from the characteristics of thyristor, that the device offers a high impedance. Thus even here the thyristor operates as an open switch during the forward blocking mode.

Forward Conduction Mode

When the anode to cathode forward voltage is increased, with gate circuit open, the reverse junction J_2 will have an avalanche breakdown at forward break over voltage V_{BO} leading to thyristor turn on. Once the thyristor is turned on we can see from the diagram for **characteristics of thyristor**, that the point M at once shifts toward N and then anywhere between N and K. Here NK represents the forward conduction mode of the thyristor. In this mode of operation, the thyristor conducts maximum current with minimum voltage drop, this is known as the forward conduction forward conduction or the turn on mode of the thyristor.

DIAC

A DIAC is a diode that conducts electrical current only after its breakover voltage (V_{BO}) has been reached. DIAC stands for “Diode for Alternating Current”. A DIAC is a device which has two electrodes, and it is a member of the thyristor family. DIACs are used in the triggering of thyristors. The figure below shows a symbol of a DIAC, which resembles the connection of two diodes in series. DIACs have no gate electrode, unlike some other thyristors that they are commonly used to trigger, such as a TRIAC.

The advantage of a DIAC is that it can be turned on or off simply by reducing the voltage level below its avalanche breakdown voltage. DIACs are also known as a transistor without a base. It should also be noted that a DIAC can be either turned on or off for both polarities of voltage (i.e. positive or negative voltage). They also still works when avalanche breakdown occurs.

Application of DIAC

The main application of a DIAC is its use in a TRIAC triggering circuit. The DIAC is connected to the gate terminal of the TRIAC. When the voltage across the gate decreases below a predetermined value, the gate voltage will be zero and hence the TRIAC will be turned off.


Some other applications of a DIAC include:

1. It can be used in the lamp dimmer circuit
2. It is used in a heat control circuit
3. It is used in the speed control of a universal motor

Construction of DIAC

It is a device which consists of four layers and two terminals. The construction is almost the same as that of the transistor. But there are certain points which deviate from the construction from the transistor. The differentiating points are-


1. There is no base terminal in the DIAC
2. The three regions have almost the same level of doping
3. It gives symmetrical switching characteristics for either polarity of voltages



The DIAC can be turned on for both the polarity of voltages. When A₂ is more positive with respect to A₁ then the current does not flow through the corresponding N-layer but flows from P₂-N₂-P₁-N₁. When A₁ is more positive A₂ then the current flows through P₁-N₂-P₂-N₃.

The construction resembles the diode connected in series. When the applied voltage is small in either polarity, a very small current flows which is known as leakage current because of the drift of electrons and holes in the depletion region. Although a small current flows, it is not sufficient to produce avalanche breakdown, hence the device remains in the non-conducting state.

When the applied voltage in either polarity exceeds the breakdown voltage, DIAC current rises and the device conducts in accordance with its V-I characteristics.



TRIAC

Triac is a three terminal AC switch which is different from the other silicon controlled rectifiers in the sense that it can conduct in both the directions that is whether the applied gate signal is positive or negative, it will conduct. Thus, this device can be used for AC systems as a switch.

This is a three terminal, four layer, bi-directional semiconductor device that controls AC power. The triac of maximum rating of 16 kw is available in the market.



Figure shows the symbol of triac, which has two main terminals MT1 and MT2 connected in inverse parallel and a gate terminal.

Construction of Triac

Two SCRs are connected in inverse parallel with gate terminal as common. Gate terminals is connected to both the N and P regions due to which gate signal may be applied which is irrespective of the polarity of the signal. Here, we do not have anode and cathode since it works for both the polarities which means that device is bilateral. It consists of three terminals namely, main terminal 1(MT1), main terminal 2(MT2), and gate terminal G.




Figure shows the construction of a triac. There are two main terminals namely MT1 and MT2 and the remaining terminal is gate terminal.

Operation of Triac

The triac can be turned on by applying the gate voltage higher than break over voltage. However, without making the voltage high, it can be turned on by applying the gate pulse of 35 micro seconds to turn it on. When the voltage applied is less than the break over voltage, we use gate triggering method to turn it on.

There are four different modes of operations, they are-

1. When MT2 and Gate being Positive with Respect to MT1 When this happens, current flows through the path P1-N1-P2-N2. Here, P1-N1 and P2-N2 are forward biased but N1-P2 is reverse biased. The triac is said to be operated in positively biased region. Positive gate with respect to MT1 forward biases P2-N2 and breakdown occurs.
2. When MT2 is Positive but Gate is Negative with Respect to MT1 The current flows through the path P1-N1-P2-N2. But P2-N3 is forward biased and current carriers injected into P2 on the triac.
3. When MT2 and Gate are Negative with Respect to MT1 Current flows through the path P2-N1-P1-N4. Two junctions P2-N1 and P1-N4 are forward biased but the junction N1-P1 is reverse biased. The triac is said to be in the negatively biased region.
4. When MT2 is Negative but Gate is Positive with Respect to MT1 P2-N2 is forward biased at that condition. Current carriers are injected so the triac turns on. This mode of operation has a disadvantage that it should not be used for high (di/dt) circuits. Sensitivity of triggering in mode 2 and 3 is high and if marginal triggering capability is required, negative gate pulses should be used. Triggering in mode 1 is more sensitive than mode 2 and mode 3.

Characteristics of a Triac

The triac characteristics is similar to SCR but it is applicable to both positive and negative triac voltages. The operation can be summarized as follows-

First Quadrant Operation of Triac

Voltage at terminal MT2 is positive with respect to terminal MT1 and gate voltage is also positive with respect to first terminal.

Second Quadrant Operation of Triac


Voltage at terminal 2 is positive with respect to terminal 1 and gate voltage is negative with respect to terminal 1.

Third Quadrant Operation of Triac

Voltage of terminal 1 is positive with respect to terminal 2 and the gate voltage is negative.

Fourth Quadrant Operation of Triac

Voltage of terminal 2 is negative with respect to terminal 1 and gate voltage is positive.



When the device gets turned on, a heavy current flows through it which may damage the device, hence in order to limit the current a current limiting resistor should be connected externally to it. By applying proper gate signal, firing angle of the device may be controlled. The gate triggering circuits should be used for proper gate triggering. We can use diac for triggering the gate pulse. For firing of the device with proper firing angle, a gate pulse may be applied up to a duration of 35 micro seconds.

Advantages of Triac

- It can be triggered with positive or negative polarity of gate pulses.
- It requires only a single heat sink of slightly larger size, whereas for SCR, two heat sinks should be required of smaller size.
- It requires single fuse for protection.

- A safe breakdown in either direction is possible but for SCR protection should be given with parallel diode.

Disadvantages of Triac

- They are not much reliable compared to SCR.
- It has (dv/dt) rating lower than SCR.
- Lower ratings are available compared to SCR.
- We need to be careful about the triggering circuit as it can be triggered in either direction.

Uses of Triac


- They are used in control circuits.
- It is used in High power lamp switching.
- It is used in AC power control.

GTO


- A gate turn-off thyristor (GTO) is a special type of thyristor, which is a high-power semiconductor device. It was invented at General Electric. GTOs, as opposed to normal thyristors, are fully controllable switches which can be turned on and off by their third lead, the gate lead.
- Normal thyristors (silicon-controlled rectifiers) are not fully controllable switches (a "fully controllable switch" can be turned on and off at will). Thyristors can only be turned ON using the gate lead, but cannot be turned OFF using the gate lead. Thyristors are switched ON by a gate signal, but even after the gate signal is de-asserted (removed), the thyristor remains in the ON-state until a turn-off condition occurs (which can be the application of a reverse voltage to the terminals, or a decrease of the forward current below a certain threshold value known as the "holding current"). Thus, a thyristor behaves like a normal semiconductor diode after it is turned on or "fired".
- The GTO can be turned on by a gate signal, and can also be turned off by a gate signal of negative polarity.
- Turn on is accomplished by a "positive current" pulse between the gate and cathode terminals. As the gate-cathode behaves like PN junction, there will be some relatively small voltage between the terminals. The turn on phenomenon in GTO is however, not as reliable as an SCR

(thyristor) and small positive gate current must be maintained even after turn on to improve reliability.


- Turn off is accomplished by a "negative voltage" pulse between the gate and cathode terminals. Some of the forward current (about one-third to one-fifth) is "stolen" and used to induce a cathode-gate voltage which in turn causes the forward current to fall and the GTO will switch off (transitioning to the 'blocking' state.)
- GTO thyristors suffer from long switch off times, whereby after the forward current falls, there is a long tail time where residual current continues to flow until all remaining charge from the device is taken away. This restricts the maximum switching frequency to approx 1 kHz. It may be noted however, that the turn off time of a GTO is approximately ten times faster than that of a comparable SCR.
- To assist with the turn-off process, GTO thyristors are usually constructed from a large number (hundreds or thousands) of small thyristor cells connected in parallel.



Simplified cross section of a GTO thyristor



Electronic symbol



Equivalent circuit of a GTO thyristor

Characteristic	Description	Thyristor (1600 V, 350 A)	GTO (1600 V, 350 A)
$V_{T\text{ON}}$	On state voltage drop	1.5 V	3.4 V
$t_{\text{on}}, I_{G\text{on}}$	Turn on time, gate current	8 μs , 200 mA	2 μs , 2 A
t_{off}	Turn off time	150 μs	15 μs

Comparison of an SCR and GTO of same rating.

- A distributed buffer gate turn-off thyristor (DB-GTO) is a thyristor with additional PN layers in the drift region to reshape the field profile and increase the voltage blocked in the off state. Compared to a typical PNPN structure of a conventional thyristor, this thyristor would be a PN-PN-PN type structure in here.

Reverse bias

- GTO thyristors are available with or without reverse blocking capability. Reverse blocking capability adds to the forward voltage drop because of the need to have a long, low doped P1 region.

- GTO thyristors capable of blocking reverse voltage are known as Symmetrical GTO thyristors, abbreviated S-GTO. Usually, the reverse blocking voltage rating and forward blocking voltage rating are the same. The typical application for symmetrical GTO thyristors is in current source inverters.
- GTO thyristors incapable of blocking reverse voltage are known as asymmetrical GTO thyristors, abbreviated A-GTO, and are generally more common than Symmetrical GTO thyristors. They typically have a reverse breakdown rating in the tens of volts. A-GTO thyristors are used where either a reverse conducting diode is applied in parallel (for example, in voltage source inverters) or where reverse voltage would never occur (for example, in switching power supplies or DC traction choppers).
- GTO thyristors can be fabricated with a reverse conducting diode in the same package. These are known as RCGTO, for Reverse Conducting GTO thyristor.

Safe operating area

- Unlike the insulated gate bipolar transistor (IGBT), the GTO thyristor requires external devices ("snubber circuits") to shape the turn on and turn off currents to prevent device destruction.
- During turn on, the device has a maximum di/dt rating limiting the rise of current. This is to allow the entire bulk of the device to reach turn on before full current is reached. If this rating is exceeded, the area of the device nearest the gate contacts will overheat and melt from over current. The rate of di/dt is usually controlled by adding a saturable reactor (turn-on snubber), although turn-on di/dt is a less serious constraint with GTO thyristors than it is with normal thyristors, because of the way the GTO is constructed from many small thyristor cells in parallel. Reset of the saturable reactor usually places a minimum off time requirement on GTO based circuits.
- During turn off, the forward voltage of the device must be limited until the current tails off. The limit is usually around 20% of the forward blocking voltage rating. If the voltage rises too fast at turn off, not all of the device will turn off and the GTO will fail, often explosively, due to the high voltage and current focused on a small portion of the device. Substantial snubber circuits are added around the device to limit the rise

of voltage at turn off. Resetting the snubber circuit usually places a minimum on time requirement on GTO based circuits.


- The minimum on and off time is handled in DC motor chopper circuits by using a variable switching frequency at the lowest and highest duty cycle. This is observable in traction applications where the frequency will ramp up as the motor starts, then the frequency stays constant over most of the speed ranges, then the frequency drops back down to zero at full speed.

Applications


- The main applications are in variable speed motor drives, high power inverters and traction. GTOs are increasingly being replaced by integrated gate-commutated thyristors, which are an evolutionary development of the GTO, and insulated gate bipolar transistors, which are members of the transistor family.

1.2 Two Transistor Model of SCR


Basic **operating principle of SCR**, can be easily understood by the **two transistor model of SCR** or analogy of silicon controlled rectifier, as it is also a combination of P and N layers, shown in figure below.



This is a pnpn thyristor. If we bisect it through the dotted line then we will get two transistors i.e. one pnp transistor with J₁ and J₂ junctions and another is with J₂ and J₃ junctions as shown in figure below.



When the transistors are in off state, the relation between the collector current and emitter current is shown below



Here, I_C is collector current, I_E is emitter current, I_{CBO} is forward leakage current, α is common base forward current gain and relationship between I_C and I_B is

$$I_C = \beta I_B$$

Where, I_B is base current and β is common emitter forward current gain. Let's for transistor T_1 this relation holds

$$I_{C1} = \alpha_1 I_a + I_{CBO1} \dots (i)$$

And that for transistor T₂

$$I_{C2} = \alpha_2 I_k + I_{CBO2} \dots (ii) \text{ again } I_{C2} = \beta_2 I_{B2}$$

Now, by the analysis of two transistors model we can get anode current,

$$I_a = I_{C1} + I_{C2} \text{ [applying KCL]}$$

From equation (i) and (ii), we get,

$$I_a = \alpha_1 I_a + I_{CBO1} + \alpha_2 I_k + I_{CBO2} \dots (iii)$$

If applied gate current is I_g then cathode current will be the summation of anode current and gate current i.e.

$$I_k = I_a + I_g$$

By substituting this value of I_k in (iii) we get,

$$I_a = \alpha_1 I_a + I_{CBO1} + \alpha_2 (I_a + I_g) + I_{CBO2}$$

$$I_a = \frac{\alpha_2 I_g + I_{CBO1} + I_{CBO2}}{1 - (\alpha_1 + \alpha_2)}$$

From this relation we can assure that with increasing the value of $(\alpha_1 + \alpha_2)$ towards unity, corresponding anode current will increase. Now the question is how $(\alpha_1 + \alpha_2)$ increasing? Here is the explanation using **two transistor model of SCR**. At the first stage when we apply a gate current I_g, it acts as base current of T₂ transistor i.e. I_{B2} = I_g and emitter current i.e.

I_k = I_g of the T₂ transistor. Hence establishment of the emitter current gives rise α_2 as

$$\alpha_2 = \frac{I_{CBO1}}{I_g}$$

Presence of base current will generate collector current as



$$I_{C2} = \beta_2 \times I_{B2} = \beta_2 I_g$$

This I_{C2} is nothing but base current I_{B1} of transistor T₁, which will cause the flow of collector current,

$$I_{C2} = \beta_1 \times I_{B1} = \beta_1 \beta_2 I_g$$

I_{C1} and I_{B1} lead to increase I_{C1} as $I_a = I_{C1} + I_{B1}$ and hence, α_1 increases. Now, new base current of T_2 is $I_g + I_{C1} = (1 + \beta_1 \beta_2) I_g$, which will lead to increase emitter current $I_k = I_a + I_{C1}$ and as a result α_2 also increases and this further increases $I_{C2} = \beta_2 (1 + \beta_1 \beta_2) I_g$. As $I_{B1} = I_{C2}$, α_1 again increases. This continuous positive feedback effect increases $(\alpha_1 + \alpha_2)$ towards unity and anode current tends to flow at a very large value. The value current then can only be controlled by external resistance of the circuit.

Gate Characteristics




OA and OB represent the spread of characteristics for the thyristor of same rating

1.4 Switching or ON OFF Characteristics of SCR | Turn ON Turn OFF Time

Turn ON Time of SCR

A forward biased thyristor can be turned on by applying a positive voltage between gate and cathode terminal. But it takes some transition time to go from forward blocking mode to forward conduction mode. This transition time is called **turn on time of SCR** and it can be subdivided into three small intervals as delay time (t_d) rise time(t_r), spread time(t_s).



Delay Time of SCR (t_d)

After application of gate current, the thyristor will start conducting over a very tiny region. **Delay time of SCR** can be defined as the time taken by the gate current to increase from 90% to 100% of its final value I_g . From another point of view, **delay time** is the interval in which anode current rises from forward leakage current to 10% of its final value and at the same time anode voltage will fall from 100% to 90% of its initial value V_a .

Rise Time of SCR(t_r)

Rise time of SCR is the time taken by the anode current to rise from 10% to 90% of its final value. At the same time anode voltage will fall from 90% to 10% of its initial value V_a . The phenomenon of decreasing anode voltage and increasing

anode current is entirely dependent upon the type of the load. For example if we connect a inductive load, voltage will fall in a faster rate than the current increasing. This is happened because induction does not allow initially high voltage change through it. On the other hand if we connect a capacitive load it does not allow initial high voltage change through it, hence current increasing rate will be faster than the voltage falling rate.

High increasing rate of di_a/dt can create local hot spot in the device which is not suitable for proper operation. So, it is advisable to use a inductor in series with the device to tackle high di_a/dt . Usually value of maximum allowable di/dt is in the range of 20 to 200 A per microsecond.

Spread Time of SCR(t_s)

It is the time taken by the anode current to rise from 90% to 100% of its final value. At the same time the anode voltage decreases from 10% of its initial value to smallest possible value. In this interval of time conduction spreads all over the area of cathode and the SCR will go to fully ON State. **Spread time of SCR** depends upon the cross-sectional area of cathode.

Turn OFF Time of SCR

Dynamic process of the SCR from conduction state to forward blocking state is called commutation process or turn-off process. Once the thyristor is switched on or in other point of view, the anode current is above latching current, the gate loses control over it. That means gate circuit cannot turn off the device. For turning off the SCR anode current must fall below the holding current. After anode current fall to zero we cannot apply forward voltage across the device due to presence of carrier charges into the four layers. So we must sweep out or recombine these charges to proper **turn off of SCR**. So **turn off time of SCR** can be defined as the interval between anode current falls to zero and device regains its forward blocking mode. On the basis of removing carrier charges from the four layers, **turn off time of SCR** can be divided into two time regions,

1. Reverse Recovery Time. (t_{rr})
2. Gate Recovery Time(t_{gr})

The turn-off time t_q of a thyristor is defined as the time between the instant anode current becomes zero and the instant SCR regains forward blocking capability. During time t_q , all the excess carriers from the four layers of SCR must be removed. This removal of excess carriers consists of sweeping out of holes from outer p-layer and electrons from outer n-layer. The carriers

around junction J₂ can be removed only by recombination. The turn-off time is divided into two intervals ; reverse recovery time t_r ; and the gate recovery time t_{gr} ; i.e.

$$t_q = t_{rr} + t_{gr}$$

Reverse Recovery Time(t_{rr})

It is the interval in which change carriers remove from J₁, and J₃ junction. At time t_1 , anode current falls to zero and it will continue to increase in reverse direction with same slope (di/dt) of the forward decreasing current. This negative current will help to sweep out the carrier charges from junction J₁ and J₃. At the time t_2 carrier charge density is not sufficient to maintain the reverse current hence after t_2 this negative current will start to decrease. The value of current at t_2 is called reverse recovery current. Due to rapid decreasing of anode current, a reverse spike of voltage may appear across the SCR. Total recovery time $t_3 - t_1$ is called **reverse recovery time**. After that, device will start to follow the applied reverse voltage and it gains the property to block the forward voltage.

Gate Recovery Time(t_{gr})


After sweeping out the carrier charges from junction J₁ and J₃ during **reverse recovery time**, there still remain trapped charges in J₂ junction which prevent the SCR from blocking the forward voltage. These trapped charge can be removed by recombination only and the interval in which this recombination is done, called **gate recovery time**.

The thyristor turn-off time t_q is applicable to an individual SCR. In actual practice, thyristor (or thyristors) form a part of the power circuit. The turn-off time provided to the thyristor by the practical circuit is called circuit turn-off time t_c . It is defined as the time between the instant anode current becomes zero and the instant reverse voltage due to practical circuit reaches zero, see Fig. Time t_c must be greater than t_q for reliable turn-off, otherwise the device may turn-on at an undesired instant, a process called commutation failure.

1.5 THYRISTOR TURN-ON METHODS

With anode positive with respect to cathode, a thyristor can be turned on by any one of the following techniques.

- a) Forward Voltage Triggering
- b) Gate Triggering
- c) dv/dt Triggering:
- d) Temperature Triggering
- e) Light Triggering



Triggering means turning ON of a device from its off state. Turning ON of a thyristor refers to **thyristor triggering**. Thyristor is turned on by increasing the anode current flowing through it. The increase in anode current can be achieved by many ways.

a). Forward Voltage Triggering :

The applied forward voltage is gradually increased beyond a pt.known as forward break over voltage V_{BO} and gate is kept open. This method is not preferred because during turn on of thyristor, it is associated with large voltage and large current which results in huge power loss and device may be damaged.

When anode to cathode forward voltage is increased with gate circuit open, the reverse biased junction J₂ will break. This is known as avalanche breakdown and the voltage at which avalanche occurs is called forward breakover voltage V_{Bo} . At this voltage, thyristor changes from off-state (high voltage with low leakage current) to on-state characterised by low voltage across thyristor with large forward current. As other junctions J₁, J₃ are already forward biased, breakdown of junction J₂ allows free movement of carriers across three junctions and as a result, large forward anode-current flows. As stated before, this forward current is limited by the load impedance. In practice, the transition from off-state to on-state obtained by exceeding V_{Bo} is never employed as it may destroy the device.

if the anode voltage is reduced below V_{Bo} . SCR will continue conduction of the current. The SCR can now be turned off only by reducing the anode current below a certain value called holding current

(b) Gate Triggering :

Turning on of thyristors by gate triggering is simple, reliable and efficient, it is therefore the most usual method of firing the forward biased SCRs. A thyristor with forward breakover voltage (say 800 V) higher than the normal working voltage (say 400 V) is chosen. This means that thyristor will remain in forward blocking state with normal working voltage across anode and cathode and with gate open. However, when turn-on of a thyristor is required, a positive gate voltage between gate and cathode is applied. With gate current thus established, charges are injected into the inner p layer and voltage at which forward break-over occurs is reduced. The forward voltage at which the device switches to on-state depends upon the magnitude of gate current. Higher the gate current, lower is the forward breakover voltage.

Once the SCR is conducting a forward current, reverse biased junction J2 no longer exists. As such, no gate current is required for the device to remain in on-state. Therefore, if the gate current is removed, the conduction of current from anode to cathode remains unaffected., if gate current is reduced to zero before the rising anode current attains a value, called the **latching current**, the thyristor will turn-off again. The gate pulse width should therefore be judiciously chosen to ensure that anode current rises above the latching current. **Thus latching current may be defined as the minimum value of anode current which it must attain during turn-on process to maintain conduction when gate signal is removed.** Once the thyristor is conducting, gate loses control. The thyristor can be turned-off (or the thyristor can be returned to forward blocking state) only if the forward current falls below a low-level current called the holding current. **Thus holding current may be defined as the minimum value of anode current below which it must fall for turning-off the thyristor.** The latching current is higher than the holding current.

Latching current is associated with turn-on process and holding current with turn-off process. It is usual to take latching current as two to three times the holding current. In industrial applications, holding current (typically 10 mA) is almost taken as zero

(c) dv/dt Triggering:

In this method of triggering if the applied rate of change of voltage is large, then the device will turn on even though the voltage appearing across the device is small. We know that when SCR is applied with forward voltage across the

anode and cathode, junctions j_1 and j_3 will be in forward bias and junction j_2 will be in reverse bias. This reverse biased junction j_2 will have the characteristics of the capacitor due to the charges exist across the junction. If the forward voltage is suddenly applied a charging current will flow tending to turn on the SCR. This magnitude of the charging current depends on the rate of change of applied voltage.

- i. When the device is forward biased, J_1 and J_3 are forward biased, J_2 is reverse biased.
- ii. Junction J_2 behaves as a capacitor, due to the charges existing across the junction.
- iii. If voltage across the device is V , the charge by Q and capacitance by C then,

$$i_c = dQ/dt$$

$$Q = CV$$

$$i_c = d(CV)/dt$$

$$= C \cdot dV/dt + V \cdot dC/dt$$
 as $dC/dt = 0$

$$i_c = C \cdot dV/dt$$
- iv. Therefore when the rate of change of voltage across the device becomes large, the device may turn ON, even if the voltage across the device is small.

(d) Temperature Triggering :

During forward blocking, most of the applied voltage appears across reverse biased junction J_2 . This voltage across junction J_2 associated with leakage current through junction J_2 further increases. This cumulative process may turn on the SCR at some high temperature.

(e) Light Triggering:

The pulse of light of appropriate wavelength is guided by optical fibres for irradiation. If the intensity of this light thrown on the recess exceeds a certain value, forward-biased SCR is turned on. Such a thyristor is known as light-activated SCR (LASCR).

LASCR may be triggered with a light source or with a gate signal. Sometimes a combination of both light source and gate signal is used to trigger an SCR. For this, the gate is biased with voltage or current slightly less than that required to turn it on, now a beam of light directed at the inner p-layer junction turns on the SCR. The light intensity required to turn-on the SCR depends upon

the voltage bias given to the gate. Higher the voltage (or current) bias, lower the light intensity required. , Light-triggered thyristors used in high-voltage direct current (HVDC) transmission systems. In these several SCRs are connected in series-parallel combination and their light-triggering has the advantage of electrical isolation between power and control circuits.

1.6 SCR Turn OFF Methods

An SCR is said to be 'turned OFF' if there is no flow of forward current and even if the SCR is once again forward biased (positive voltage at anode), the SCR will not conduct without any Gate Signal (using one of the SCR Turn ON Methods).

The reverse voltage, which causes to commutate the SCR, is called the Commutation Voltage. Depending on the type of switching of SCR (Cyclic or Sequential), the commutation methods are classified into two major types. They are:

- Natural Commutation
- Forced Commutation


Before discussing about different types of ACR Turn OFF Methods, there is an important quantity known as the Turn OFF Time of SCR which we have to understand.

Turn OFF Time t_{OFF} of an SCR is the time between the moment anode current becomes zero and the moment SCR starts to block the forward voltage.

Natural Commutation

In natural commutation, the source of commutation voltage is the supply source itself. If the SCR is connected to an AC supply, at every end of the positive half cycle, the anode current naturally becomes zero (due to the alternating nature of the AC Supply). As the current in the circuit goes through the natural zero, a reverse voltage is applied immediately across the SCR (due to the negative half cycle). These conditions turn OFF the SCR.

This method of commutation is also called as Source Commutation or AC Line Commutation or Class F Commutation. This commutation is possible with line commutated inverters, controlled rectifiers, cyclo converters and AC voltage regulators because the supply is the AC source in all these converters.



During the positive half cycle of the AC Supply, the load current flows normally. But, during the negative cycle, the SCR will turn OFF (due to momentary zero current and immediate negative polarity). For successful natural commutation, the turn OFF time t_{OFF} must be less than the duration of half cycle of the supply.

Forced Commutation

In case of DC circuits, there is no natural current zero to turn OFF the SCR. In such circuits, forward current must be forced to zero with an external circuit (known as Commutating Circuit) to commutate the SCR. Hence the name, Forced Commutation.

This commutating circuit consist of components like inductors and capacitors and they are called Commutating Components. These commutating components cause to apply a reverse voltage across the SCR that immediately bring the current in the SCR to zero.

Depending on the process for achieving zero current in the SCR and the arrangement of the commutating components, Forced Commutation is classified into different types. They are:

- Class A – Self Commutation by Resonating the Load
- Class B – Self Commutation by Resonating the Load
- Class C – Complementary Commutation


- Class D – Auxiliary Commutation
- Class E – Pulse Commutation

such as class A, B, C, D, and E. This commutation is mainly used in chopper and inverter circuits.


Class A Commutation

This is also known as Self Commutation by Resonating the Load or simply the Resonant Commutation. In this commutation, the source of commutation voltage is in the load. The commutating components are L and C and the Capacitor can be connected either in parallel or in series with the load resistance R_L as shown below.

There are also waveforms of SCR current, voltage and capacitor voltage.



The value of load resistance and the commutating components are selected in such a way that they form an under-damped RLC resonant circuit. When the circuit is applied with a DC Source, the forward currents starts flowing through the SCR and during this period, the capacitor is charged up to the value of V_{dc} . The current in the circuit will be either of the two waveforms shown below, depending on how the load is connected to the capacitor (parallel or series).



When conducting, the current in the SCR is the charging current of the capacitor. From the waveforms, it is clear that the current becomes zero at the point 'K'. At this point, the SCR turns OFF.


The resonant frequency of the circuit, which depends on the Commutation Components L and C and also on the load resistance, determines the time for switching OFF the SCR.

Class A Commutation method is simple and reliable and is usually used in high frequency operations i.e., frequencies in the range of 1000 Hz and above due to the high values of L and C components (as they carry the full load current). This type of commutation is generally used in Series Inverters.

Class-B or Resonant Pulse Commutation of SCR


Class-B or Resonant Pulse Commutation is a forced commutation technique to turn off an SCR. In this technique, thyristor or SCR is turned off by gradual build-up of resonant current in the reverse direction i.e. from cathode to anode of SCR. This technique is also known as current commutation and occurs

in DC circuit not in AC circuit. Let us consider the circuit diagram for Class-B or Resonant Pulse Commutation for better understanding of the commutation process involved.



The commutation circuit comprises of Capacitor C , Inductor L and an auxiliary thyristor T_A . Initially thyristor T_1 and T_A are in off state and capacitor C is charged to voltage V_s with left hand plate positive as shown in figure. Positive direction of capacitor voltage and capacitor current i_c are shown in figure and taken as reference.

Now, at $t=0$, the main thyristor / SCR is gated and turned on. Load current equal to i_o starts flowing through the main thyristor T_1 and Load. Now, we want to turn this thyristor off. To do this, we fire the auxiliary thyristor T_A at $t=t_1$. Till time $t=t_1$, the capacitor is charged with source voltage V_s i.e. $v_c = V_s$, capacitor current $i_c = 0$ and current through main thyristor T_1 i.e. $i_o = i_o$. This is shown in figure below.



When auxiliary thyristor TA is fired, it starts conducting and provides a path for the discharge of capacitor C. L, C and TA forms a resonating circuit. The resonating current i_c for this circuit is given as

$$i_c = -V_s \sqrt{\frac{C}{L}} \sin \omega t$$

$$i_c = -I_m \sin \omega t$$

Negative sign in the above expression of resonating current is given as the actual current flows in a direction opposite to the direction of current i_c shown in the first figure.

Carefully observe the waveform of i_c . It can be seen that, after half cycle, the value of i_c reduces to zero at $t=t_2$. This means, the current through the auxiliary thyristor TA reduces to zero. Let's check if the auxiliary thyristor gets reversed biased after $t=t_2$. **Why are we checking this?** This is because, the current through TA is zero at $t=t_2$ and if it gets reversed biased after $t=t_2$ then TA will get turned off. The voltage across TA equals the voltage across capacitor. The expression for capacitor voltage can be calculated as

$$v_c = (1/C) \int i_c dt$$

$$= V_s \cos \omega t$$

Where $\omega = \text{Resonant Frequency}$

$$= 1/\sqrt{LC}$$

From the above expression of voltage across capacitor, if we put $\omega t = \pi$ then value of $\cos \omega t$ will -1. This means, the capacitor voltage will get reversed after half a cycle of capacitor current i.e. at $t=t_2$.

Thus, the auxiliary thyristor TA is reversed biased after $t=t_2$. Hence it will get turned off at $t=t_2$.

Now, TA is OFF and capacitor C is charged up to source voltage V_s with its right hand plate positive. This means, the diode D is now forward biased and hence resonating current i_c will now flow through least resistive path i.e. through C, L, D and main thyristor T_1 . But this resonating current i_c will flow through the main SCR T_1 from cathode to anode i.e. in reverse direction. This simply means, the current I through the main thyristor T_1 will be given as

$$I = I_0 - i_c$$

When the magnitude of i_c reaches I_0 , the current through the SCR T_1 will become zero. This can be seen at $t=t_3$. Now, you might ask, when the resonating current will attain a value of I_0 ? This can easily be calculated from the equation of the resonating current. Let's find it.

$$V_s \sqrt{\left(\frac{C}{L}\right)} \sin \omega(t_3 - t_2) = I_0$$

$$\sin \omega(t_3 - t_2) = \left(\frac{I_0}{I_m}\right)$$

$$\omega(t_3 - t_2) = \sin^{-1}\left(\frac{I_0}{I_m}\right)$$

$$\text{Where } \omega = \frac{1}{\sqrt{LC}} \text{ and } I_m = V_s \sqrt{\left(\frac{C}{L}\right)}$$

Now, at $t=t_3$, the current through the main thyristor T_1 is zero. Let's check, if it is reversed biased at this instant of time. Again, the voltage across the main SCR T_1 at this instant of time ($t=t_3$) is equal to the capacitor voltage. The capacitor voltage after $\omega t = \pi$ is negative. This means, the right hand plate is positive whereas left hand plate is negative. Hence, the main thyristor T_1 is reversed biased. Thus, main thyristor T_1 will turn off at $t=t_3$ as the current through it is zero and it is reversed biased after this instant of time.

From the above discussion, it should have been clear that the peak value of resonating current i_c i.e. I_m in the expression of i_c , must be more than load current (I_0) for reliable commutation of thyristor / SCR. As SCR is commutated by the gradual build-up of the resonating current i_c in the reverse direction of SCR, this method of commutation is called the **current commutation, resonant pulse commutation or Class-B commutation**.

Let's now check what happens after the commutation of main SCR T_1 . Once the main SCR T_1 is turned off, load current I_0 begins to flow from source V_s to load through C, L and D. This causes capacitor C to charge linearly from V_{ab} to zero at $t = t_4$ and then to source voltage V_s at $t=t_5$. At $t=t_5$, the capacitor is charged up to source voltage V_s with its left hand plate positive. Therefore, capacitor will not allow the flow of load current after $t = t_5$.

The circuit turn off time is equal to the time period for which the main thyristor / SCR is reversed biased. Here, this time period is $(t_4 - t_3)$. Therefore, **Circuit Turn Off time t_c for Class-A commutation = $(t_4 - t_3) = (V_{ab}C) / I_0$**

1.8 SCR- PROTECTION:

Protection of a device is an important aspect for its reliable and efficient operation. SCR is a very delicate semiconductor device. So we have to use it in its specified ratings to get desired output. SCR may face different types of threats during its operation due to over voltages, over currents etc. There are different types of **thyristor protection** schemes available for satisfactory operation of the device like

1. Over voltage protection.
2. Over current protection.
3. High dv/dt protection.
4. High di/dt protection.
5. Thermal protection.

Over Voltage Protection

It is the most important protection scheme w. r. t. others as thyristors are very sensitive to over voltages. Maximum time thyristor failures happen due to over-voltage transients. A thyristor may be subjected to internal or external over-voltages.

Internal Over-Voltages : After commutation of a thyristor reverse recovery current decays abruptly with high di/dt which causes a high reverse voltage [as, $V = L(di/dt)$ so if di/dt is high then V will be large] that can exceed the rated break-over voltage and the device may be damaged.

External Over-Voltages : These are caused due to various reasons in the supply line like lightning, surge conditions (abnormal voltage spike) etc. External over voltage may cause different types of problem in thyristor operation like increase in leakage current, permanent breakdown of junctions, unwanted turn-on of devices etc. So, we have to suppress the over-voltages. **Protective Measure** : The effect of over-voltages can be minimized by using non-linear resistors called voltage clamping devices like metal oxide like metal oxide varistor. At the time of normal operation it offers high impedance and acts as it is not present in the circuit. But when the voltage exceeds the rated voltage then it serves as a low impedance path to protect SCR.

Over Current Protection

Over current mainly occurs due to different types of faults in the circuit. Due to over current i^2R loss will increase and high generation of heat may take place that can exceed the permissible limit and burn the device.

Protective Measure : SCR can be protected from over current by using CB and fast acting current limiting fuses (FACLF). CB are used for protection of thyristor against continuous overloads or against surge currents of long duration as a CB has long tripping time. But fast-acting fuses is used for protecting SCR against high surge current of very short duration.

High dv/dt Protection

When a thyristor is in forward blocking state then only J_2 junction is reverse biased which acts as a capacitor having constant capacitance value C_j (junction capacitance). As we know that current through capacitor follows the

relation $i = C \frac{dv}{dt} \Rightarrow i \propto \frac{dv}{dt}$ (if C constant) Hence leakage current through the

J_2 junction which is nothing but the leakage current through the device will increase with the increase in dv_a/dt i.e. rate of change of applied voltage across the thyristor. This current can turn-on the device even when the gate signal is absent. This is called dv/dt triggering and must be avoided which can be achieved by using Snubber circuit in parallel with the device. **Protective**

Measure : **Snubber Circuit** : It consists of a capacitor connected in series with a resistor which is applied parallel with the thyristor, when S is closed then voltage V_s is applied across the device as well as C_s suddenly. At first Snubber circuit behaves like a short circuit. Therefore voltage across the device is zero. Gradually voltage across C_s builds up at a slow rate. So dv/dt across the thyristor will stay in allowable range. Before turning on of thyristor C_s is fully charged and after turning on of thyristor it discharges through the SCR. This discharging current can be limited with the help of a resistance (R_s) connected in series with the capacitor (C_s) to keep the value of current and rate of change of current in a safe limit.

High di/dt Protection

When a thyristor is turned on by gate pulse then charge carriers spread through its junction rapidly. But if rate of rise of anode current, i.e. di/dt is greater than the spreading of charge carriers then localized heat generation will take place which is known as local hot spots. This may damage the thyristor.

Protective Measure : To avoid local hot spots we use an inductor in series with the device as it prevents high rate of change of current through it.

High Temperature Protection:

With the increase in the temperature of the junction, insulation may get failed. So we have to take proper measures to limit the temperature rise. **Protective Measure** : We can achieve this by mounting the thyristor on heat sink which is mainly made by high thermal conductivity metals like aluminium (Al), Copper (Cu) etc. Mainly aluminium (Al) is used due to its low cost. There are several types of mounting techniques for SCR such as – Lead-mounting, stud-mounting, Bolt-down mounting, press-fit mounting, press-pack mounting etc.

Gate Protection of Thyristor

Like thyristor, Gate circuit should also be protected from over voltages and over currents. Over voltages in the gate circuit can cause false triggering and over current can cause high junction temperature. **Protective Measure** : Over voltages **thyristor protection** is achieved by using a zener diode and a resistor can be used to protect the gate circuit from over current. Noise in gate circuit can also cause false triggering which can be avoided by using a resistor and a capacitor in parallel. A diode (D) may be connected in series or in parallel with the gate to protect it from high reverse voltage.

Overall Protection of a Thyristor

Lead mounting : In such mounting technique housing of SCR itself is used as heat radiator. Hence no need of additional heat sink arrangement. Hence, this technique of **thyristor Protection** is generally used for low current application, normally less than one ampere.

Stud mounting : The anode of the thyristor is in the form of threaded stud which is screwed to a metalling heat sink block. **Bolt-down**

mounting : Here the device is connected to the heat sink with the help of nut-bolt mechanism. It is mainly used in small and medium rating circuit.

Press fit mounting : This kind of mounting is obtained by inserting the whole SCR into the metallic block. It is used in high rating circuit. **Press-Pack**

mounting : This kind of mounting for thyristor protection is obtained by sandwiching the thyristor between to heat sink with the help of clamps. It is used for very high rating circuit.

1.9 Firing circuits


Different Triggering Circuits

1. Resistance (R) Triggering Circuit
2. Resistance-Capacitance (RC) Triggering Circuit
3. UJT Based Triggering Circuit
4. IC Based Triggering Circuit

Many of these circuits are not sophisticated and not used practically but they provide a basic understanding of the SCR triggering

Main features of firing circuits


- Gate control circuit is also called firing or triggering circuit
- Gate circuits are usually low power electronics circuits



Main features of firing circuits

A firing circuit should fulfill the following two functions
• If power circuit has more than one SCR, the firing circuit should produce gating pulses for each SCR at the desired instant for proper operation of the power circuit
• The control signal generated by a firing circuit may not be able to turn on an SCR. It is therefore common to feed the voltage pulse to a driver circuit and then to a gate cathode circuit

R - Triggering Circuit



- R_1 is the gate current limiting resistance
- R_2 is used to vary the gate current and hence firing angle

$$I_{g \max} = \frac{V_m}{R_1} \Rightarrow R_1 \geq \frac{V_m}{I_{g \max}}$$

- R limits the voltage at Gate terminal

$$R \leq \frac{V_{g \max} R_1}{V_m - V_{g \max}}$$

- Diode D prevents build-up of negative voltage at Gate terminal

- Simplest and most economical
- Suffer from a limited range of firing angle control (0 to 90°) □
- R_2 - variable resistance
- R – stabilizing resistance
- In case $R_2=0$, gate current may flow from source, through load, R_1 , D and gate to cathode
- This current should not exceed maximum permissible gate current I_{gm}
- R_1 therefore found from the relation

$$\frac{V_m}{R_1} \leq I_{gm} \quad \text{or} \quad R_1 \geq \frac{V_m}{I_{gm}}$$

- Function of R_1 is to limit the gate current to a safe value as R_2 is varied

- Resistance R should have a value such that maximum voltage drop across it does not exceed maximum possible gate voltage V_{gm}
- This can happen only when R_2 is zero, Under this condition, $V_m \cdot R / (R_1 + R) \leq V_{gm}$ As resistance R_1, R_2 are large, gate trigger circuit draws a small current, Diode D allows the flow of current during positive half cycle only, The amplitude of this dc pulse can be controlled by varying R_2
- The potentiometer setting R_2 determines the gate voltage amplitude, When R_2 is large current i is small and the voltage across R, $v_g = i \cdot R$ is also small, As V_{gp} is less than V_{gt} , SCR will not turn on, Therefore load voltage $v_o = 0$, $i_o = 0$ and supply voltage appear across SCR, Trigger circuit consist of resistance only, therefore v_g is in phase with source voltage v_s , R_2 is adjusted such that $V_{gp} = V_{gt}$, this gives the value of firing angle as 90°

R triggering circuit (Resistance triggering)






Fig. 4.65. Resistance firing of an SCR in a half-wave circuit with dc load
(a) No triggering of SCR (b) $\alpha = 90^\circ$ (c) $\alpha < 90^\circ$.

- The same circuit also is applicable for TRIAC. However, diode D_1 has to be removed such that a trigger signal will be available at the gate terminal during both halfcycles. Because the gate of a TRIAC is not equally sensitive in all four of its modes of switching, α and hence v_o are usually different in the positive and negative half-cycles of the supply voltage.

Features of R-Trig Circuit


- ❑ Simple circuit
- ❑ Disadvantages:
 - Performance depends on temperature and SCR characteristics
 - Minimum phase angle is typically 2-4 degrees only (not zero degree)
 - Maximum phase angle is only 90 degrees



RC triggering circuit

The limited range of firing angle control by resistance firing circuit can be overcome by RC firing circuit, Several variations of RC trigger circuits are available, In these cases the range of α is extendable beyond 90. RC half wave triggering circuit, By varying the value R, firing angle can be controlled from 0 to 180, In the -ve half cycle capacitor C charges through D_2 with lower plate +ve to the peak supply voltage V_m at $\omega t = -90$, After $\omega t = -90$, source voltage V_s decreasing from $-V_m$ at $\omega t = -90$ to zero at $\omega t = 0$

RC Triggering Circuit



- ❑ Capacitor charges during the negative half cycle through D_2
- ❑ When SCR is turned on, capacitor C is suddenly discharged through D_1
- ❑ D_1 protects the SCR during negative half cycle

Advantage over R-triggering Circuit:
Controls upto 180 degrees

$$RC \geq \frac{1.3T}{2}$$

To ensure minimum gate current

$$v_i \geq R I_{gmin} + V_{gmin} + V_{D1}$$

$$R \leq \frac{v_i - V_{gmin} - V_{D1}}{I_{gmin}}$$




Fig. 4.67. Waveforms for RC half-wave trigger circuit of Fig. 4.66 (a) high value of R (b) low value of R.

During this period capacitor voltage may fall from $-V_m$ to some small value $-o_a$, Now the charging of the capacitor (with upper plate positive) takes place through R and the charging rate depends on the time-period RC. When capacitor charges to +ve voltage equal to V_{GT} , conduction of the SCR takes place. After this capacitor holds a small +ve voltage, Diode D1 used to prevent the breakdown of cathode to gate junction through D2 during the $-ve$ cycle

$$RC \geq 0.65T = 4/\omega$$

- where the angular frequency of ac mains $\omega t = 2\pi/T$.



$$RC \geq \frac{1.3T}{2} = \frac{4}{\omega}$$

- The value of R is chosen such that the required I_{GT} and V_{GT} are supplied to the gate terminal:

$$R \leq \frac{V_s - V_{gt} - v_d}{I_{gt}}$$


- Where v is the voltage at the switching instant of thyristor and v_D is forward voltage drop of diode D1

RC Trig Waveforms



$$RC \geq \frac{1.3T}{2}$$


RC Full wave trigger circuit



- Initial Capacitor voltage in each half cycle is almost zero

$$RC \geq \frac{50T}{2}$$

$$R \leq \frac{v_s - V_{g \min}}{I_{g \min}}$$







Fig. 4.69. Waveforms for RC half-wave trigger circuit of Fig. 4.68 (a) high value of R (b) low value of R .

Diode D1-D4 form a full – wave diode bridge □ When capacitor charges to a voltage equal to V_{gt} , SCR triggers and rectified voltage V_d appears across load as V_o □ The value of RC can be calculated by

$$RC \geq 50T/2 = 157/\omega$$


R is given by $R \ll (V_s - V_{gt})/I_{gt}$

Unijunction Transistor (UJT)



- Has a lightly doped n-type silicon layer to which a heavily doped p-type emitter is embedded
- The inter-base resistance is in the range of 5 – 10 k Ω
- This device cannot 'amplify'

UJT Equivalent Circuit




$$V_{AR_1} = \frac{R_{B_1}}{R_{B_1} + R_{B_2}} V_{BB} = \eta V_{BB}$$

η is called **intrinsic standoff ratio**

Value of η varies from 0.5 – 0.8

- When V_e is more than $V_1 + V_D$, then the diode is forward biased and a current flows through R_{B1}
- Number of carriers in R_{B1} increases and the resistance reduces
- V_e decreases with increase in I_e and therefore the device is said to exhibit negative resistance

UJT Characteristics



At peak point, $V_e = V_1 + V_D$,

At Valley point, R_{B1} is minimum

1.10 DESIGN OF SNUBBER CIRCUITS

If the rate of rise of forward voltage dV_a/dt is high, the charging current i will be more. This charging current plays the role of gate current and turns on the SCR even when gate signal is zero. Such phenomena of turning-on a thyristor, called *dv/dt turn-on* must be avoided as it leads to false operation of the thyristor circuit. For controllable operation of the thyristor, the rate of rise of forward anode to cathode voltage dV_a/dt must be kept below the specified rated limit. Typical values of dv/dt are 20 – 500 V/ μ sec. False turn-on of a thyristor by large dv/dt can be prevented by using a snubber circuit in parallel with the device.

4.7.1. Design of Snubber Circuits

A snubber circuit consists of a series combination of resistance R_s and capacitance C_s in parallel with the thyristor as shown in Fig. 4.25. Strictly speaking, a capacitor C_s in parallel with the device is sufficient to prevent unwanted dv/dt triggering of the SCR. When switch S is closed, a sudden voltage appears across the circuit. Capacitor C_s behaves like a short circuit,




Fig. 4.25. Snubber circuit across SCR.

therefore voltage across SCR is zero. With the passage of time, voltage across C_s builds up at a slow rate such that dv/dt across C_s and therefore across SCR is less than the specified maximum dv/dt rating of the device. Here the question arises that if C_s is enough to prevent accidental turn-on of the device by dv/dt , what is the need of putting R_s in series with C_s ? The answer to this is as under.

Before SCR is fired by gate pulse, C_s charges to full voltage V_s . When the SCR is turned on, capacitor discharges through the SCR and sends a current equal to V_s/r (resistance of local path formed by C_s and SCR). As this resistance is quite low, the turn-on di/dt will tend to be excessive and as a result, SCR may be destroyed. In order to limit the magnitude of discharge current, a resistance R_s is inserted in series with C_s as shown in Fig. 4.25. Now when SCR is turned on, initial discharge current V_s/R_s is relatively small and turn-on di/dt is reduced.

In actual practice; R_s , C_s and the load circuit parameters should be such that dv/dt across C_s during its charging is less than the specified dv/dt rating of the SCR and discharge current at the turn-on of SCR is within reasonable limits. Normally, R_s , C_s and load circuit parameters form an underdamped circuit so that dv/dt is limited to acceptable values.

The design of snubber circuit parameters is quite complex. Here only an approximate method of their calculation is presented in Example 4.13. In practice, designed snubber parameters are adjusted up or down in the final assembled power circuit so as to obtain a satisfactory performance of the power electronics system.